THE TECHNOLOGICAL EVOLUTION of the IC fabrication process, consisting of device shrinking, power supply reduction, and increasing operating speeds, has significantly reduced the manufacturing yield and reliability of very deep-submicron (VDSM) ICs when various noise sources are present, as recent roadmaps (the International Technology Roadmap for Semiconductors, Medea, and IEEE Design & Test) have demonstrated. As a result, more and more applications must be robust in the presence of multiple faults. Consequently, fault tolerance in storage devices such as high-density and highspeed memories operating at low voltage, is a main concern nowadays and thus the focus of this work.
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During the memory's lifetime, another type of fault can affect its correct operation. This fault, known as a single event upset (SEU) or soft error, characteristically is a bit-flip in the memory cell as a result of a transient current pulse generated by ionization. Charged particles coming from sun activity and neutrons that collide with the material can cause this ionization. 2 More than one SEU can occur at the same time in a memory array because of the nanometer dimensions. This phenomenon, called multiple bit upset (MBU), can result from a high-energy particle (most likely causing double bit upsets) or a low incident angle (striking many cells in a row). 3 Experiments using proton and heavy-ion fluxes calculate the probability of a single ion provoking MBUs. [4] [5] [6] Error detection and correction code (EDAC) is a well-known technique for protecting storage devices against transient faults because it is implementable in a high-level design step without changes in the mask process (that is, it has low nonrecurring engineering cost). There are examples of software 7 and hardware 8 that perform SEU mitigation using EDAC. An example of EDAC is the Hamming code, which is useful for protecting memories against SEU because of its efficient ability to correct single upsets per coded word with reduced area and performance overhead. 9 There are commercial memories that use Hamming code for highAn Automatic Technique for Optimizing Reed-Solomon Codes to Improve Fault Tolerance in Memories reliability applications (EDAC or error-correcting code memories) to increase yield or fault tolerance. 10 However, Hamming code is not able to ensure the reliability of VDSM memories when manufacturing defects and MBUs from the environment are present.
There are alternatives to EDAC, like Bose-ChaudhuriHocquenghem (BCH) and Reed-Solomon (RS) codes, based on finite-field (also known as Galois field) arithmetic, which can cope with multiple faults. BCH codes can correct a given number of bits at any position, whereas RS codes group the bits in blocks to correct them. Their disadvantages are that they have complex and iterative decoding algorithms, and use tables of constants in the algorithm. However, studies have proven that eliminating the tables of constants can simplify RS codes, 11 and that the decoding algorithm is simpler in the case of single-block correction. For these reasons, we chose RS instead of BCH and similar codes.
This article shows new techniques to further improve the RS core by individually optimizing the multipliers used in the RS algorithm. Recent publications in finitefield arithmetic show that the smallest multipliers are always the same for a given size of operands. 12 It's true that a best multiplier always exists for generic operands; but in the RS code algorithm, the multipliers are not generic because one of the operands is always a constant, which necessitates optimizing the multipliers for specific constants. This distinction completely changes the paradigm. The results we present here will show that the choice of the best multipliers is not generic, but depends on these constants and the target platform.
Basic concepts of RS code
RS is an error-correcting code designed to correct multiple errors. The specification of an RS code is RS(n, k). Each symbol (block of bits) has s bits. The total number of symbols used in the code is n, and the number of symbols used to store useful information is k. Consequently, the number of bits of information to be protected equals s × k. The remaining symbols, (n − k), are the parity symbols. Parameter n has a maximum value of 2 s -1 for a given symbol width. The code can correct number of symbols t equal to the number of parity symbols divided by two, where 2t = n -k, as Figure  1 illustrates. If the code can correct only one symbol (t = 1), two symbols are necessary for parity (n -k = 2).
Mathematically, the theory of RS codes is based on finite-field arithmetic.
The finite field is a sequence of numbers created from a generator polynomial (GP). It adheres to the following rules: 13 ■ This arithmetic executes all operations as modulo 2, which means that exclusive-OR (XOR) gates physically implement the addition and, consequently, subtraction operations. ■ The finite field in which the operations take place bounds all operations.
GPs must be primitive. To be primitive, they must be irreducible. A polynomial is irreducible if you cannot factor it into nontrivial polynomials. For example, the polynomial
. However, not all irreducible polynomials are primitive. Their order must equal 2 raised to its degree minus 1, where the degree is the value of the most significant index of the polynomial, and the order is the smallest integer e for which the polynomial divides x e + 1. For example, x 2 + x + 1 has order 3 and is primitive, because (x 3 + 1) / (x 2 + x + 1) = x + 1. There are different ways to represent the polynomial, such as binary or decimal notations. All the notations in the following sequence denote the same polynomial:
The following example illustrates the RS algorithm with 4-bit symbols. The GP defines a finite field over which all the operations that are calculable in the following way take place: Taking a small field defined as GF (2 4 ), use a polynomial-in this case, x 4 + x + 1 = 0. The term GF (2 4 ) means that the finite field has 16 elements. The field's calculation starts with primitive element α, which in this case is 2 or 0010 (x). An increasing power of α represents each successive member of the field; hence, we call α the primitive root because its powers represent all the field's nonzero members. Table  1 shows the calculation of the field elements.
After defining the finite-field elements, it's useful to delineate the most important operations that are performable on finite-field elements. As we already mentioned, addition operations are the same as subtraction operations, and they work as XOR gates of the elements' numeric values. For example, α 5 + α 6 = 0110 XOR 1100 = 1010 = α 9 . Multiplication and division are only addition or subtraction of the elements' powers, remembering that α 15 = 1. For instance,
Another fixed parameter to set in the RS code is t, the maximum number of symbols with errors that are correctable, which always equals one for this algorithm. For this example, the total number of symbols (n) is 15, and consequently, the number of information symbols (k) is 13. A single-symbol error-correcting code can correct any number of bit errors within a single symbol. When a single error occurs, there are two unknowns: the symbol position of the error within the message, and the error's bit pattern. Solving these two unknowns requires developing two simultaneous equations. In the example of GF (2 5 ), the block will comprise 15, 4-bit symbols. We call the first 13 symbols A 0 , A 1 , A 2 , ... ; they represent 52 bits of data (13, 4-bit symbols). We call the last two symbols R and S. These are our RS symbols, which are as yet unknown. We then generate two simultaneous equations: 
If both S 0 and S 1 are 0, there are no errors. Otherwise, we can find error bit pattern ε and error location k as follows:
To correct the error, we add the pattern ε to the received symbol, in the location specified by k.
Previous work: The RS core and its application
An RS code can correct multiple faults, but its algorithm makes extensive use of tables. In our previous work, 11 we developed an efficient RS core in terms of area and timing for high-density memories. The solution removed the tables using a multiplier that multiplied numeric values instead of adding the powers of the elements. We divided the multiplication of numeric values into two steps:
■ multiplying the numeric values modulo 2, and ■ simplifying the result by substituting extra bits with the equivalent based on the GP.
The multiplier consists of a modulo-2 multiplier and extra AND gates and an XOR gate, depending on the polynomial used. The techniques we have developed to optimize the RS core are based on this implementation of the finite-field multiplier.
In that work, 11 we also proposed an application for the core-a memory that combines the developed RS core with Hamming code to protect 100% of double bit upsets and a large amount of MBUs. Although the results we achieved in that work were satisfactory for ICs, we noticed that we could improve the RS core with a more exhaustive optimization. ).
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Optimization techniques
The main part of the RS encoding and decoding circuits is based on multiplications by several constants using the multiplier from our previous work. 11 Consequently, the effort to decrease the overhead in the overall circuit must pay special attention to the multipliers. There are two possible optimizations that are performable in the multiplier: choosing the most appropriate GP, and choosing the most appropriate constants for the multipliers.
Choosing the most appropriate GP
Assume that the user only needs to specify the number of bits to protect and the symbol width of the code. A possible optimization that a tool can perform automatically is to search all possible polynomials, create the corresponding multiplier for each polynomial, and evaluate the multipliers created in terms of area and performance. It's likely that this process will choose the simplest polynomial, because it will simplify the multiplier more than the others will. For example, to create a 5-bit multiplier, two usable polynomials are x 5 + x 2 + 1 and
For the first polynomial, the constants are 00101, 01010, 10100, and 01101, whereas the constants in the second polynomial will be 11101, 00111, 01110, and 11100. The first option has a total of 11 zeros, whereas the second option has only seven. With more zeros, the first polynomial will result in a better simplification of the multiplier, because it will eliminate more AND gates.
Recent publications in finite-field arithmetic show that the smallest multipliers are based on trinomials (polynomials with fewer nonzero coefficients). 12 Chiou et al. evaluated the cost of a multiplier by the number of gates, finding the best option for a generic one. The problem with this approach is that the RS algorithm uses several multipliers, where one of the operands is always constant, and the chosen polynomial changes depending on these constants. The number of constants depends on the size of the word to be protected. In addition, the best choice of polynomial varies according to the platform target: FPGA or ASIC.
Choosing the most appropriate constants for the multipliers
The standard implementation of the RS code uses the maximum word size, s × n bits, to protect the information of s × k bits. Sometimes, however, the code word does not use all of the available s × n bits. For example, to protect 128 bits of information with a 5-bit symbol, there are 145 bits (29 symbols) available; but the code word uses only 26 of them to store the information. When a code with a smaller word is necessary, the user can use the original code and erase the extra symbols at the end of the word by replacing the exceeding bits with zeros, as Figure 2 shows.
For larger values of s, more symbols remain unused. This allows for choosing the best constant for the multipliers from the used symbols as well as the unused ones. Thus, instead of using the first symbols in order and replacing the others with zeros, the search must take into account the unused symbols to find the best constants that will generate multipliers with less area, as Figure 3 shows.
We will later show that this optimization technique by itself does not always generate the best results; it must work in conjunction with the technique for choosing the best polynomial (which we discussed earlier) to achieve the most optimized core. Because of the many possible combinations that can provide an optimal solution, we developed an optimization and generation tool, RS-OPGE, to evaluate the multipliers for all possible symbols and to choose the ones with the best results.
Developing an automatic approach to optimizing and generating RS codes: The RS-OPGE tool
We implemented an automatic approach to optimizing RS cores using the techniques we discussed earlier. The RS-OPGE software allows the specification of the number of bits to protect, the number of bits per symbol, the polynomial to be used, and the target platform (ASIC or FPGA). The user can select from a list of possible polynomials for the given symbol width or allow the software to automatically calculate the best polynomial. Based on all parameters, the software builds the multiplier structures in the memory, propagates the possible constants to simplify them, and evaluates the circuits for an ASIC or FPGA. At the beginning of the evaluation, the software creates general multipliers for all possible polynomials for the given symbol width. It creates the multipliers using a cell-gate-net model. The cells represent logic cells like AND and XOR, as well as inputs and outputs. The nets represent wires interconnecting the cells. The gates don't have a physical representation, but they interface one cell with one net to facilitate manipulating the circuit in the program memory and to decrease the computation time.
After creating the general multipliers, RS-OPGE uses instances of them to propagate the available constants. It then evaluates the final circuits. For an ASIC target, it computes only the logic cells used, counting the number of transistors required to implement the logic. For example, for each 2-input AND cell in the circuit, the algorithm adds 6 transistors to the count; for a 3-input XOR cell, it counts 12 transistors, reducing the cell into two 2-input XORs. For each polynomial, the software chooses the constants that generate multipliers with the fewest transistors required for implementation. RS-OPGE uses the polynomial with the lowest final transistor count for generating VHDL code.
When the chosen target is FPGA instead of ASIC, the steps are almost the same, but the function that evaluates the multipliers with propagated constants is different. Instead of counting the number of transistors, it counts the number of 4-input lookup tables (LUT4s) used to implement the logic. The way to compute the cost for an FGPA has some peculiarities, because the implementation of a very simple logic can consume the same number of LUT4s as a very complex logic. This happens because a LUT4 can implement any logic consisting of 4 inputs and 1 output, regardless of the complexity. To compute it, the generator looks at the number of inputs and outputs in the multiplier circuits and computes the number of LUT4s to implement the logic, without evaluating the circuit's complexity.
The software then generates a VHDL description for the RS code implementation that is the most area efficient for the chosen target.
Results
The RS-OPGE tool allowed for more accurate comparisons between previously manually implemented cores and more complex optimized cores; this capability permits us to evaluate the proposed techniques' efficiency. We base our results on the synthesis of the generated VHDL code into a VirtexE 600 FPGA from Xilinx. We measured the area cost in lookup tables, the smallest logic units presented in the FPGA. The FPGA characterizes four LUTs combined with two flip-flops and a set of small glue logic as two slices presented in one configurable logic block (CLB). The performance estimation comes from the timing report. The delay depends on the number of slices (LUTs) in cascade and the routing.
RS code cost improvement based on proposed optimization techniques
The first experiment aims to show that the best choice of polynomial is not always based on the simplest trinomial-for example, the polynomial 131. We performed an experiment with different word sizes, using the same number of bits in the symbols, to check whether the chosen polynomial is the same in each case, and whether the polynomial optimization technique matters in the final result. Table 2 shows the chosen polynomials for each different word size to achieve the best result in terms of area. We obtained these results using RS-OPGE. In about half the cases, RS-OPGE chose the simplest trinomial (131) that generates the best cost for a generic multiplier. However, for many other word sizes, other polynomials can yield lower cost for the multipliers, depending on the word size. This leaves open the possibility of better solutions, including the search for the best polynomial.
As explained earlier, there are two optimization techniques that we can apply to RS code to reduce multiplier cost: finding the best polynomial, and finding the best constant for the multipliers. We applied these optimization techniques to case studies of RS codes that do not use the maximum word size, which leaves symbols unused and allows a higher flexibility of optimization. Table 3 shows the results.
Design for Yield and Reliability
The first technique shown in Table 3 uses the simplest trinomial (131), the second one chooses the best polynomial, the third one chooses the best constants among the symbols, and the last technique combines the previous two techniques (A and B) . Some results show that using the simplest trinomial achieved the best area cost, whereas other cases show that combining techniques A and B (as shown in Table 3 ) achieved the best trade-off. Note that combining the techniques considerably reduces the area. Although it seems that using only the simplest trinomial achieved the best results in three of the eight cases (always in decoders), the tool always has the best results for the sum of encoder and decoder results of the same code, which is the optimization goal. This observation shows the efficiency of the proposed technique and the importance of having the RS-OPGE tool optimize and generate the RS core. In summary, there is a margin in each RS code implementation for optimization, and the RS-OPGE tool provides a way to easily test and generate the best approximate result, which manual methods could not achieve in most cases.
To show that the RS-OPGE tool's achieved results are correct and similar to a manual optimization, we compared previously manually optimized RS cores with the RS-OPGE results. Table 4 shows these implementation results in the case study of an RS code using 7-bit symbols in a 112-bit word. The first version of the RS code is the one presented in our previous work; 11 the results for this initial version appear in Table 3 of this earlier work, labeled as NEU03. We used this version in the final implementation of an MBU-tolerant memory and designed it manually, without optimizations. The sec-ond version (also generated manually) evolved from the first one. We carefully chose the constants used, reducing area overhead using the concept that polynomials with more zero constants generate a more optimized core. We designed these two versions using the same polynomial (137). Using that same polynomial, the RS-OPGE tool automatically generated the third version. The constants that the tool chose were not the same as those for the manually designed second version; it seemed possible to achieve a reduction in area with the RS-OPGE tool. The fourth version was also automatically generated, but without the restriction of using the same polynomial. In this case, the tool chose 131 (the simplest trinomial). This choice represented the best trade-off between the polynomial and the constants for the multipliers in the RS code. Table 5 shows the results of using the maximum word size. In this case, it is necessary to use all available constants, leaving the best-polynomial search as the only optimization. The table shows manually implemented versions with 5-and 7-bit symbols; they use the polynomials 37 and 137. The 5-bit version has 145 information bits, and the 7-bit version, 875. In this case, the only technique that you can use to optimize the code is to search all possible polynomials. The RS-OPGE has automatically chosen the polynomials 47 and 157.
The automatic approach successfully generated better results for both encoder and decoder blocks of the 5-bit version, as Table 5 shows. However, the manual optimization method achieved better results for the decoder block of the 7-bit version. This happened because the RS-OPGE tool accounts for only the multiplier costs, leaving the other circuitry out of the evaluation process. For the encoder block, this approximation is very good, because the only components unaccounted are XOR gates at the multiplier outputs, which have the same cost in all encoders. The decoder block needs one divider circuitry after these XOR gates, which can have different costs for each chosen polynomial. The RS-OPGE tool estimates a similar area for different chosen polynomials. Computing the divider circuitry in the optimization process can produce even better results. We will consider this in the next version of the tool.
Evaluating the time complexity of the RS-OPGE tool's algorithm
To evaluate the speed of the algorithms, we conducted two experiments. The first one changes the symbol width, which represents the order of the polynomial for a fixed word size; and the second one changes the word size for a fixed symbol width. Tables 6 and 7 show the execution times.
These tables show that the increase in execution time arises mainly from symbol width s. However, even for a symbol width of 10 bits, the time is less than 20 minutes. That width can protect up to 10,000 bits per word-much more than current applications demand. The generation time is also considerably less than the time required for synthesizing the generated VHDL code in a commercial synthesis tool.
Comparing commercial RS code and RS-OPGE-generated cores
We compared a commercial RS core with the proposed algorithm implemented in the RS-OPGE tool. The commercial core is the Xilinx ReedSolomon Encoder and Decoder Logicore version 4.1. The first difference between the cores is that the Xilinx core operates in serial mode (it receives one symbol per clock cycle and calculates the result using several clock cycles), whereas the developed core operates in parallel mode (it receives all data and calculates the result in the same cycle). Consequently, the Xilinx core has few changes in area for the different codes, but it has drastic increases in computation times. In the developed core, the area varies between the codes, but the computation time is almost the same, which represents a big benefit. Table 8 shows a comparison of three different codes. In general, the Xilinx core optimizes area, and our solution optimizes performance. We evaluate performance by the total computation time each approach achieves, which in fact gives the total time required to encode or decode a given word. The delays in this case are only considered to measure the maximum clock cycle. For small RS codes with word sizes less than 200 bits, the proposed RS-OPGE-optimized RS code core has an area comparable to that of the commercial core and a much higher performance. For larger codes, there is a tradeoff between area and performance. For example, in the last code presented in the table, 7-bit symbols and an 875-bit word, the proposed RS-OPGE-generated code has a 7 times larger area then the Xilinx core, but the computation time is more than 60 times faster.
FUTURE WORKS INCLUDE the development of techniques to compare the overhead for codes with different parameters, allowing a higher flexibility to the user, and also the inclusion of other EDAC codes for automatic generation and comparison with existing codes. Modern ICs will have to incorporate these complex codes to give the degree of reliability needed in secure systems designed in VDSM technologies. ■ 
